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Fabrication and Electrical Characterization of Fully CMOS Si Single Electron
Devices
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USA
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(Dated: 17 October 2018)
We present electrical data of silicon single electron devices fabricated with CMOS techniques and protocols.
The easily tuned devices show clean Coulomb diamonds at T = 30 mK and charge offset drift of 0.01 e over
eight days. In addition, the devices exhibit robust transistor characteristics including uniformity within about
0.5 V in the threshold voltage, gate resistances greater than 10 GΩ, and immunity to dielectric breakdown
in electric fields as high as 4 MV/cm. These results highlight the benefits in device performance of a fully
CMOS process for single electron device fabrication.
PACS numbers: 73.23.-b, 73.23.Hk, 73.40.Gk, 73.40.Ty, 73.63.-b, 73.63.Kv
I. INTRODUCTION AND MOTIVATION
Single electron tunneling (SET) devices1 are promis-
ing candidates for a wide variety of nanoelectron-
ics applications, such as sensitive electrometers2,
thermometers3, electron pumps and turnstiles for cur-
rent standards4,5, and quantum bits for quantum infor-
mation processing6–8. In recent years, silicon has drawn a
lot of attention as a candidate for practical SET devices
for several reasons. These advantages include compat-
ibility with complementary metal–oxide–semiconductor
(CMOS) processing, good electrostatic control of the tun-
nel barriers9, greater device stability as demonstrated by
a lack of charge offset drift10–12, and a relative lack of nu-
clear spins, an important source of decoherence in spin-
based quantum information applications13.
However, to become truly viable in any of these ap-
plications, devices must be fabricated which overcome
the device to device variations and low yield associated
with the single device processing typical of small–scale
research programs. Although, at the single device level,
the gate voltage variation from one device to another may
not be an important parameter, uniform device operation
becomes crucial when trying to operate several SET de-
vices simultaneously, e.g., in the large scale integration of
SET devices. The choice of device architecture can also
impact the integrability of devices. For example, gate to
gate variations in an architecture where more than one
gate7,14 controls a single tunnel barrier can make finding
the desired operating point a laborious iterative process.
In this paper we demonstrate robust behavior and
good unformity of easily-tuned, fully CMOS single elec-
tron devices, which contain only silicon, thermally–grown
silicon dioxide (SiO2) and phorphorous–doped polycrys-
talline silicon (poly–Si) in the active device region. The
a)Author to whom correspondence should be addressed. Electronic
mail: michael.d.stewart@nist.gov
motivation for a fully CMOS approach to fabrication is
twofold: 1) to minimize the number of impurities and
defects near the active device region and 2) to avoid the
instabilities associated with metallic oxides and, in par-
ticular, aluminum oxide. In this way, we avail ourselves
of the best opportunity to fabricate uniform, robust de-
vices. Below, we will discuss and demonstrate the robust-
ness of our devices with respect to basic metal–oxide–
semiconductor field–effect transistor (MOSFET) charac-
teristics and SET device operation. In particular, we
show that these devices exhibit only small variations of
the threshold voltage from device to device, dielectrics
which are robust against breakdown, and charge offset
stability of the order of 0.01 e over a period of several
days.
II. OPERATING PRINCIPLE OF THE DEVICE AND
FABRICATION
Our devices each contain a lightly boron–doped (p–
type) mesa–etched single crystal Si nanowire, n+–type
source and drain, and two layers of gates; see Fig. 1
(a). The topmost gate layer, which we call the upper
gate (UG), covers the entire device between the heavily
doped source and drain. Applying a positive voltage to
the upper gate inverts the underlying Si nanowire and
provides conduction. The second gate layer, which we
call the lower gates (LG), consists of three finger gates
which wrap around the Si nanowire. These are denoted as
LGS (closest to the source), LGC (center gate) and LGD
(closest to the drain); see Fig. 1 (b). The lower gate fin-
gers are primarily used to locally deplete the electron gas
and therefore to create electrostatically controlled tunnel
barriers (LGS and LGD), or to modulate the electrostatic
potential of a quantum dot (LGC).
The devices are fabricated on a 6 inch silicon–on–
insulator (SOI) wafer, with doping density of about 1015
cm−3, an initial SOI thickness of 100 nm, and a buried
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FIG. 1. (Color online) (a) A schematic view of a sample. De-
vice operation is described in the text. (b) Left: An optical
micrograph of a sample. Right: An SEM micrograph (before
upper gate deposition) of the active device area, and schemat-
ics of an electrical measurement circuit (does not show VUG).
Lower gates LGS, LGC and LGD are poly–Si and the con-
ducting channel (S/D) is single crystal Si. Channel and lower
gates sit on top of the buried silicon oxide (BOX). The white
arrow next to the finger gate indicates the dimension we call
gate length. (c) A cross–sectional SEM image of a device
along the dashed white line in (b). The darker areas are Si,
the gray areas are SiO2 and the bright layer on top is a pro-
tective layer of Pt deposited prior to the FIB cut.
oxide (BOX) thickness of 200 nm. To minimize the in-
terface trap density at the gate oxide interface of the
nanowire15,16, we fabricate the SOI nanowires at a 45◦
angle with respect to the flat (<110>) of the wafer in
order to obtain a <100> crystallographic equivalent ori-
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FIG. 2. Flow chart of the condensed fabrication process de-
scribed in the text.
entation on each facet of the nanowire.
As previously mentioned, we fabricate these devices
with a fully CMOS process flow developed at the Center
for Nanoscale Science and Technology (CNST) nanofab-
rication user facility at NIST. The fabrication process is
presented in Fig. 2. The nanowire, lower gate and upper
gate lithography and etching are performed with nega-
tive tone electron beam lithography (EBL) using hydro-
gen silsesquioxane (HSQ) as a resist and dry etching in
Cl2 chemistry. Source and drain areas located about 10
µm away from the active device area are implanted with
phosphorous at 30 keV with a dose of 1015 cm−2. We
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FIG. 3. (Color online) (a) Turn–on characteristics of SET devices measured as MOSFETs. Solid lines represent room temper-
ature data for different devices, dashed lines are three different devices measured at 2.2 K. Inset: turn–on characteristic of a
single device in semilogarithmic plot measured at room temperature. Devices show good uniformity in threshold voltages and
the inset shows sub–threshold slope of 80 mV/decade (slope of red dashed line). (b) Turn–off characteristics of each individual
lower gate of a device measured at room temperature (solid lines) and at 2.2 K (dashed lines). Black represents LGS, red
(gray, the leftmost curve at both temperatures) LGC and blue (gray, the rightmost curve at both temperatures) LGD. Upper
gate voltage, VUG was 1.3 V and 2 V for the room temperature data and 2.2 K data, respectively. All lower gates turn off
conduction in the channel, and show about an on/off ratio of 104.
grow sacrificial oxide on both the nanowire and the lower
gate layer in order to remove possible etch damage pro-
duced during the dry etch. Both sacrificial oxide and the
gate oxide on the nanowire are grown in a tube furnace
at 850 ◦C and 950 ◦C, respectively. The sacrificial oxide
is removed with a short 100:1 HF dip. The lower and
upper gate layers are 75 nm thick in situ phosphorous–
doped poly–Si deposited by low pressure chemical vapor
deposition (LPCVD) at 625 ◦C. Both gate layers are de-
generately doped to ensure electrical conduction at low
temperatures with a typical resistivity of 10–30 mΩ·cm
(determined from two terminal measurement at 2.2 K).
The sacrificial oxide on the lower gate and the isolation
oxide between the lower gate and the upper gate are
grown with rapid thermal oxidation (RTO) at 1000 ◦C.
The final steps of the process are metallization of ohmic
contacts with sputter deposited Al–1%Si and a forming
gas anneal at 425 ◦C for 30 min.
To date, we have fabricated devices on two 6 inch
wafers which we call A and B17; see Fig. 2. The main
differences between the wafers are the nominal gate oxide
thickness and the finger gate lengths. The SOI nanowire
width and length are 70 nm and 800 nm respectively
for both wafers. Each wafer contained 48 dies: 36 with
two devices as in Fig. 1 on each and 12 diagnostics dies
located on the diagonals of the wafer. The diagnostics
dies contained conventional field–effect transistors (FET)
with a 70 nm wide SOI nanowire as a channel, and test
structures to measure the resistance of ohmic contacts
and the resistivity of the poly–Si.
A cross-sectional SEM image produced by a focused
ion beam (FIB) cut along the LGC finger (white dashed
line in Fig. 1(b)) of a finished device is shown in Fig 1(c).
The darker areas in the micrograph are Si and the gray
areas are SiO2. The cross–sectional image shows that
both poly–Si films of upper gate and lower gate layers
conformally coat the layers underneath as is expected
from LPCVD growth, and that the oxides are continuous,
as needed for electrical isolation.
III. RESULTS AND DISCUSSION
We characterized many devices and FETs from ran-
domly chosen dies across both wafers at room temper-
ature and at 2.2 K. In addition, one of the devices was
cooled down and measured in a dilution refrigerator to
30 mK. The summary of the electrical characterization
is presented in table I.
Figure 3 (a) shows turn–on characteristics of different
devices (as in Fig. 1) on wafer A (40 nm gate oxide). The
solid lines and dashed lines correspond to data taken at
300 K and 2.2 K, respectively. At room temperature the
threshold voltages, as obtained by linearly extrapolat-
ing the current to zero18, were VT = −0.3 V with the
standard deviation of 0.1 V and there was a threshold
shift of about 0.6 V when devices were cooled down. A
simple estimate of the threshold voltage19 which ignores
the presence of any fixed oxide charge and which treats
the devices as planar FETs yields VT = −0.1 V at room
40 0.2 0.4 0.6 0.8 1
10
−3
10
−2
10
−1
10
0
10
1
D
ra
in
 c
u
rr
e
n
t,
 I
D
 (
n
A
)
Gate voltage, VUG (V)
Before
After ±4 MV/cm
FIG. 4. (Color online) Turn–on characteristics, i.e. drain
current as a function of gate voltage of a MOSFET transistor
with 25 nm gate oxide thickness. Data was taken with the
drain voltage VD of 1 mV. Solid (black) line is initial turn–on
curve, dashed (red, gray) line is turn–on curve after ±10 V (4
MV/cm) excursion in the gate voltage. The indentical curves
indicate immunity to dielectric breakdown up to ±4 MV/cm.
temperature and VT = 0.4 V at 2.2 K, which is in reason-
able agreement with our measured values. Wafer B (25
nm gate oxide) showed uniform turn–on characteristics
with VT ≈ 0 V at room temperature and a nearly equal
shift in the threshold when cooled down. The diagnos-
tic transistors on each wafer also showed similar turn–on
behavior. A typical subthreshold slope for these devices
was 80 mV/decade at room temperature (the ideal sub-
threshold slope is 60 mV/decade19) with an on–off ratio
of 104, see inset in Fig. 3 (a). Typical turn–off char-
acteristics for each of the finger gates (LGS, LGC and
LGD) measured at both room temperature and 2.2 K for
wafer B are shown in Fig. 3 (b). The room temperature
data was taken with an upper gate voltage VUG = 1.3 V,
while the low temperature data was taken with VUG = 2
V. The range for turn–off voltages, i.e. the lower gate
voltage VLG at 100 pA of drain current ID, was from -1.5
V to -1 V at room temperature and -1 V to -0.5 V at 2.2
K for all measured lower gates for all devices.
We also tested the robustness of the gate oxide and
the isolation oxide on wafer B. In these tests, the gate
voltage was swept in steps up to ±10 V while the source-
drain and leakage currents were simultaneously measured
to the other gates and to the channel. All leakage resis-
tances between the channel and either layer of gates or
between gates were >10 GΩ up to gate voltages of ±10
V. After each gate voltage excursion, the turn–on char-
acteristics were remeasured in order to determine if there
was a change in the threshold voltage or slope. Diagnos-
tic FETs were immune to electric fields up to 4 MV/cm
(±10 V), showing no change in VT nor generation of
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FIG. 5. (Color online) SET oscillations of a device at 2.2 K,
vertical dashed lines (red, gray) are separated by a period of
12.9 mV. The data show good uniformity of the gate capaci-
tance over 90 periods.
a leakage path (Fig. 4). Similar robustness measure-
ments for SET devices showed no threshold shift up to
2.8 MV/cm (±7 V) and only a small (0.05 V and 0.2 V)
threshold shift after a gate excursion of 4 MV/cm (±10
V) in two out of four devices. No observable leakage path
developed during the sweep. A typical literature value
of the breakdown field of metal–oxide–semiconductor ca-
pacitor (MOSCAP) is about 10 MV/cm, before gener-
ating a leakage path20. We also performed robustness
measurements of the isolation oxide between LG and UG
on about 50 different lower gate fingers on different de-
vices across the wafer. Only three fingers developed a
breakdown path during the ±10 V sweep.
Above, we have discussed the robustness and unifor-
mity of devices in terms of MOSFET performance, and
in the following we present device characteristics when
operated in a single electron device mode. First, we dis-
cuss ease of tuning. The right hand side of Fig. 1 (b)
shows a schematic of a typical measurement circuit for
a device. Tuning the device to display SET oscillations
took very little time, on the order of minutes, because
there was very little cross capacitance between gates and
each barrier was controlled by a single gate voltage. To
tune a device into SET mode, we first applied a small
bias voltage to the drain (of order 1 mV) and set the
upper gate to a voltage (obtained from a short upper
gate sweep, typically about 2 V) which gave about 1 nA
of current. Next, a two dimensional sweep of VLGS and
VLGD (with VLGC well above the turn–off voltage) was
performed to find the voltages where each of these gates
began to turn off conduction. Typically, the barrier volt-
ages were about -0.6 V. We note that barrier resistances
responded symmetrically to VLGS and VLGD. After fine
tuning VLGS and VLGD, we measured SET oscillations by
sweeping VLGC with the other gate voltages fixed.
5TABLE I. Summary of the wafer characteristics.
Test Wafer A result # tested Wafer B result # tested
Threshold voltage value [-0.4 V, -0.1 V] 8 [-0.1 V, 0.3 V] 4
and uniformity at 300 K
Threshold voltage value [0.2 V, 0.4 V] 3 [0.5 V, 1 V] 4
and uniformity at 2.2 K
LG Turn–off voltage value and – – [-1.5 V, -1 V] 4
uniformity at 300 K
LG Turn–off voltage value – – [-1 V, -0.5 V] 4
and uniformity at 2.2 K
On/off ratio 103 8 104 4
Subthreshold slope (300 K) – – 80 mV/decade 4
UG–channel leakage a >10 GΩ at ± 0.25 MV/cm 7/8d >10 GΩ at ± 4 MV/cm 4/4d
UG breakdown b no breakdown at ± 2.5 MV/cm 2/2d 2 breakdown at ± 4 MV/cm 2/4d
LG–UG leakage >10 GΩ at ± 0.4 MV/cm 24/24d >10 GΩ at ± 4 MV/cm 46/49d
LG breakdown c no breakdown at ± 4 MV/cm 6/6d 3 breakdown at ± 4 MV/cm 3/49d
Functional nanowires 8 8 4 34
Functional LG fingers 0 24 12 12
a 1 sample on wafer A showed leakage resistance of 100 MΩ to the channel
b Breakdown generated threshold voltage shift after the voltage excursion.
c Breakdown generated leakage path.
d # tested that showed the result/total # tested
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FIG. 6. (Color online) Coulomb diamonds measured at 30
mK for an SET device, N is the electron number. Charging
energy EC =1.2 meV, drain capacitance CD=7 aF and to-
tal capacitance of the island CΣ=70 aF, extracted from the
diamond data.
Coulomb oscillations of a device taken at 2.2 K are
presented in Fig. 5. The oscillations were very regular
with period of 12.9 mV over an LGC gate voltage range
of 1.2 V, corresponding to about 90 periods. The ca-
pacitance of LGC to the dot, extracted from the SET
oscillation period, was about 12 aF. Coulomb diamond
data recorded at 30 mK for the same device is shown in
Fig. 6. The charging energy and lever arm α, which con-
verts the gate voltage to the electrostatic potential of the
island Udot = αVLGC , extracted from the diamond data
were 1.2 meV and 0.09, respectively. The capacitance be-
tween the dot and each of the other two lower gates (LGS
and LGD) was measured relative to the LGC capacitance
by following the position of a current peak when sweeping
LGS (or LGD) and LGC (data not shown). The capac-
itance values for both LGS and LGD were about 5 aF,
indicating the dot was located in the center of the device.
This, together with the agreement between the measured
capacitance to LGC (12 aF) and that calculated from the
geometry (14 aF) gives us confidence that the dot being
modulated was an intentional dot formed through elec-
trostatic control of LGS and LGD rather than through
barriers formed by defects.
As a more strict test of the quality of our fabrica-
tion we performed charge offset drift measurements on
several devices. This measurement consisted of repeat-
edly measured Coulomb blockade oscillations at a fixed
time interval over several days. Figure 7 (a) shows a
typical collection of SET oscillations taken at 2.2 K
and spanning the total duration of the charge offset
drift measurement. To obtain charge offset drift val-
ues for each curve, a sinusoidal function of the form
Idrain = I0 sin[2pi(V/∆V + Q0/e)] was fit to the mea-
sured data. Here I0 is the amplitude of the oscillations,
V is the gate voltage and ∆V the oscillation period. The
phase of the sinusoidal fit function, Q0, is a charge off-
set value for each curve. The result of this procedure is
shown in Fig. 7 (b). The devices exhibited very stable
behavior with a drift in |∆Q0(t)| ≈ 0.01 e over 8 days
of measurement. Moreover, these results rival those of
similar Si devices fabricated in other foundries10–12. In
addition, after eight days of measurement, we thermally
cycled the device to room temperature. Figure 7 shows
this data as well. While the thermal cycle resulted in a
shift in the charge offset value of about (0.1±n) e, the
level of drift observed was identical both before and after
6the thermal cycle. Finally, a measurement of ID vs. VLGC
voltage with the same LGS, LGD, and UG voltages after
the thermal cycle not only reproduced the SET oscilla-
tions at the same value VLGC with charge offset of 0.1 e,
but also reproduced the aperiodic features which become
prominent when the gate begins to turn off conduction
(inset of Fig. 7).
While the previous results indicate that the cleanliness
of our CMOS fabrication is quite good, many devices in
this first device run failed electrically by either not turn-
ing on or through an inability to turn off conduction with
the lower gate fingers. This drove our yield of fully func-
tioning (in which we were able to measure intentional
Coulomb blockade) devices down to 4/34 devices mea-
sured. We have been able to identify the gross fabrication
failures, by cross-sectioning devices with FIB in conjunc-
tion with the electrical results. In brief, the failure modes
are the result of over–oxidation of the SOI nanowire and
the LG fingers, as well as the overall amount of oxide re-
moved in the processing. We believe further development
of our process flow will ameliorate these failures.
IV. SUMMARY AND CONCLUSIONS
In summary, we have demonstrated devices which show
good uniformity in electrical characteristics from device
to device within a wafer and between wafers. Moreover,
the devices are quite robust against dielectric breakdown
up to electric fields of 4 MV/cm. Finally, and most
importantly, when operated as a single electron device,
these devices show very stable behavior. Taken together,
these characteristics indicate a relatively clean and sta-
ble electrostatic environment throughout the fabrication
process. We attribute these successes to the minimization
of impurities and defects which result from our CMOS
processing and material restrictions. To further improve
the usefulness of these devices as current standards and
quantum information devices, our next tasks include i)
substantially increasing the yield, and ii) making shorter
finger gates so that we can use those gates to both gen-
erate barriers and as plunger gates.
While these results indicate that a fully CMOS process
pays dividends in device performance, it also complicates
the fabrication. We believe that our results in terms of
reliability, ease of tuning, and clean SET behavior all
justify the cost of the increased complexity of fabrication.
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FIG. 7. (Color online) (a) An example of single electron os-
cillations taken at different times with interval of about 3
hours; curves are offset vertically for clarity. (b) Charge offset
drift derived from Coulomb oscillations, red and blue (gray)
dashed horizontal lines are a guide for the eye. The gray area
indicates the time interval of the thermal cycle. After the
thermal cycle the charge offset value Q0 changed by 0.1 e,
but remained as stable as before. Inset: Drain current as a
function of LGC voltage VLGC before (black line) and after
(red, gray line) the thermal cycle. The data in the inset be-
fore and after the thermal cycle are taken with the same gate
voltages. All features in the data are reproduced after the
thermal cycle.
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